



## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
08.01.2003 Bulletin 2003/02

(51) Int Cl.<sup>7</sup>: H01L 27/115, H01L 29/788,  
H01L 21/8247, H01L 21/336

(21) Application number: 02290504.6

(22) Date of filing: 01.03.2002

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Hiroshi, Hashimoto, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211-8588 (JP)  
• Koji, Takahashi, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211-8588 (JP)

(30) Priority: 05.07.2001 JP 2001205188

(74) Representative: Joly, Jean-Jacques et al  
Cabinet Beau de Loménie  
158, rue de l'Université  
75340 Paris Cédex 07 (FR)

(71) Applicant: FUJITSU LIMITED  
Kawasaki-shi, Kanagawa 211-8588 (JP)


(54) Semiconductor non volatile memory device and method of producing the same

(57) A semiconductor integrated circuit device includes a substrate (11), a nonvolatile memory device formed in a memory cell region of the substrate (11), and a semiconductor device formed in a device region of the substrate (11). The nonvolatile memory device has a multilayer gate electrode structure (16F) including a tunnel insulating film (12A) and a floating gate electrode (13A) formed thereon. The floating gate electrode (13A) has sidewall surfaces covered with a protection insulating film (18). The semiconductor device has a gate in-



cluding a tunnel insulating film (12B, 12C) and a gate electrode (16) formed thereon. A bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film (12A) and the floating gate electrode (13A), the bird's beak structure penetrating into the floating gate electrode (13A) along the interface from the sidewall faces of the floating gate electrode (13A), and the gate insulating film (12B, 12C) is interposed between the substrate (11) and the gate electrode (16) to have a substantially uniform thickness.

FIG. 9C

FLASH MEMORY CELL A



LOGIC CIRCUIT DEVICES

LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

## Description

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

[0001] The present invention generally relates to semiconductor integrated circuit devices and methods of producing the same, and more particularly to a semiconductor integrated circuit device including a nonvolatile semiconductor storage device and using a plurality of supply voltages, and a method of producing such a semiconductor integrated circuit device.

[0002] A flash memory device is a nonvolatile semiconductor storage device that stores information in the form of electric charges in floating gate electrodes. The flash memory device, which has a simple device configuration, is suitable for forming a large-scale integrated circuit device.

[0003] In the flash memory device, information is written or erased by injecting hot carriers into and extracting hot carriers by the Fowler-Nordheim-type tunnel effect from the floating gate electrodes through a tunnel insulating film. Since a high voltage is required to generate such hot carriers, the flash memory device has a voltage rise control circuit that raises a supply voltage provided in its peripheral circuits cooperating with memory cells. Therefore, transistors used in such peripheral circuits have to operate at a high voltage.

[0004] On the other hand, it has been practiced of late to form such a flash memory device and a high-speed logic circuit on a common semiconductor substrate as a semiconductor integrated circuit device. In such a high-speed logic circuit, a transistor employed therein is required to operate at a low voltage. Therefore, such a semiconductor integrated circuit device is required to use a plurality of supply voltages.

#### 2. Description of the Related Art

[0005] FIGS. 1A through 1Q are diagrams showing a production process of the conventional semiconductor integrated circuit device including such a flash memory and using a plurality of supply voltages.

[0006] In FIG. 1A, a flash memory cell region A, a low-voltage operation transistor region B, and a high-voltage operation transistor region C are formed in partitions on a silicon (Si) substrate 11 on which a field oxide film or an isolation structure (not shown in the drawing) such as a shallow trench isolation (STI) structure is formed. In the step of FIG. 1A, a tunnel oxide film 12A of a thickness of 8 to 10 nm is formed on the above-described regions A through C by performing thermal oxidation on the surface of the Si substrate 11 at temperatures ranging from 800 to 1100 °C. In the step of FIG. 1B, an amorphous silicon film 13 doped with phosphorus (P) and having a thickness of 80 to 120 nm and an insulating film 14 having a so-called oxide-nitride-oxide (ONO)

structure are successively deposited on the tunnel oxide film 12A. The ONO insulating film 14 is formed of a silicon dioxide (SiO<sub>2</sub>) film 14c of a thickness of 5 to 10 nm deposited by chemical vapor deposition (CVD) on the amorphous silicon film 13, a silicon nitride (SiN) film 14b of a thickness of 5 to 10 nm deposited by CVD on the SiO<sub>2</sub> film 14c, and a thermal oxide film 14a of a thickness of 3 to 10 nm formed on the surface of the SiN film 14b. The ONO insulating film 14 has a good leakage-current characteristic.

[0007] Next, in the step of FIG. 1C, a resist pattern 15A is formed on the flash memory cell region A, and the ONO insulating film 14, the amorphous silicon film 13, and the tunnel oxide film 12A are removed from the low-voltage operation transistor region B and the high-voltage operation transistor region C on the Si substrate 11 by using the resist pattern 15A as a mask so that the surface of the Si substrate 11 is exposed in the regions B and C. In removing the tunnel oxide film 12A, wet etching using hydrofluoric acid (HF) is performed so that the surface of the Si substrate 11 is exposed to the HF in the regions B and C.

[0008] In the step of FIG. 1D, the resist pattern 15A is removed, and a thermal oxide film 12C of a thickness of 10 to 50 nm is formed in the regions B and C to cover the Si substrate 11 by performing thermal oxidation at temperatures ranging from 800 to 1100 °C. The thermal oxide film 12C may be replaced by a thermal nitride oxide film.

[0009] In the step of FIG. 1E, another resist pattern 15B is formed in the flash memory cell region A to cover the ONO insulating film 14 and in the high-voltage operation transistor region C to cover the thermal oxide film 12C, and the thermal oxide film 12C is removed from the low-voltage operation transistor region B by HF processing by using the resist pattern 15B as a mask so that the surface of the Si substrate 11 is exposed in the region B. By the step of FIG. 1E, the surface of the Si substrate 11 is subjected to the second HF processing in the region B.

[0010] In the step of FIG. 1F, the resist pattern 15B is removed, and a thermal oxide film 12B of a thickness of 3 to 10 nm is formed on the exposed Si substrate 11 in the region B by performing thermal oxidation at temperatures ranging from 800 to 1100 °C. The thermal oxide film 12B may be replaced by a thermal nitride oxide film. Further, in the step of FIG. 1F, as a result of the thermal oxidation for forming the thermal oxide film 12B, the thickness of the thermal oxide film 12C formed in the high-voltage operation transistor region C increases.

[0011] Next, in the step of FIG. 1G, an amorphous silicon film 16 doped with P and having a thickness of 100 to 250 nm is deposited on the structure of FIG. 1F by plasma CVD. The amorphous silicon film 16 may be replaced by a polysilicon film. Further, the amorphous silicon film 16 may be doped with P in a later step. In the step of FIG. 1H, a resist pattern 17A is formed on the amorphous silicon film 16, and by using the resist pat-

tern 17A as a mask, patterning is performed successively on the amorphous silicon film 16, the ONO insulating film 14, and the amorphous silicon film 13 in the flash memory cell region A so that a multilayer gate electrode structure 16F of the flash memory which structure is formed of an amorphous silicon pattern 13A, an ONO pattern 14A, and an amorphous silicon pattern 16A and includes the amorphous silicon pattern 13A as a floating gate electrode is formed in the region A. In the step of FIG. 1G, it is possible to form a silicide film of, for instance, tungsten silicide (WSi) or cobalt silicide (CoSi) on the amorphous silicon film 16 as required. Further, it is also possible to form a non-doped polysilicon film and then form an n-type gate electrode of P or arsenic (As) or a p-type gate electrode of boron (B) or difluoroboron (BF<sub>2</sub>) in a later step of ion implantation.

**[0012]** Next, in the step of FIG. 1I, the resist pattern 17A is removed, and a new resist pattern 17B is formed to cover the flash memory cell region A. By using the resist pattern 17B as a mask, patterning is performed on the amorphous silicon film 16 in the low-voltage operation transistor region B and the high-voltage operation transistor region C so that a gate electrode 16B of a low-voltage operation transistor and a gate electrode 16C of a high-voltage operation transistor are formed in the regions B and C, respectively.

**[0013]** Next, in the step of FIG. 1J, the resist pattern 17B is removed, and a protection oxide film (also referred to as a protection insulating film or a thermal oxide film) 18 is formed, by performing thermal oxidation at temperatures ranging from 800 to 900 °C, to cover each of the multilayer gate electrode structure 16F in the flash memory cell region A, the gate electrode 16B in the low-voltage operation transistor region B, and the gate electrode 16C in the high-voltage operation transistor region C.

**[0014]** Next, in the step of FIG. 1K, a resist pattern 19A is formed on the structure of FIG. 1J so as to cover the low-voltage operation transistor region B, the high-voltage operation transistor region C, and a part of the flash memory cell region A. By using the resist pattern 19A and the multilayer gate electrode structure 16F as masks, ion implantation of P<sup>+</sup> is performed typically with a dose of  $1 \times 10^{14}$  to  $3 \times 10^{14}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 80 keV so that an n-type diffusion region 11a is formed next to the multilayer gate electrode structure 16F in the Si substrate 11. P<sup>+</sup> may be replaced by As<sup>+</sup>.

**[0015]** In the step of FIG. 1K, by using the resist pattern 19A as a mask, ion implantation of As<sup>+</sup> is performed typically with a dose of  $1 \times 10^{15}$  to  $6 \times 10^{15}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 50 keV so that another n-type diffusion region 11b is formed inside the n-type diffusion region 11a. In the step of FIG. 1K, no ion implantation is performed in the low-voltage operation transistor region B and the high-voltage operation transistor region C since the regions B and C are covered with the resist pattern 19A.

**[0016]** Next, in the step of FIG. 1L, the resist pattern 19A is removed, and a new resist pattern 19B is formed to cover the regions B and C and leave the region A exposed. Further, in the step of FIG. 1L, by using the resist pattern 19B as a mask, ion implantation of As<sup>+</sup> is performed with a dose of  $5 \times 10^{14}$  to  $5 \times 10^{15}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 50 keV. As<sup>+</sup> may be replaced by P<sup>+</sup>. As a result, an impurity concentration is increased in the n-type diffusion region 11b and at the same time, a yet another n-type diffusion region 11c is formed in the flash memory cell region A by using the multilayer gate electrode structure 16F as a self-alignment mask. At this point, the step of FIG. 1K may be deleted.

**[0017]** Next, in the step of FIG. 1M, the resist pattern 19B is removed, and a resist pattern 19C is formed on the Si substrate 11 so as to leave only the low-voltage operation transistor region B exposed. Further, in the step of FIG. 1M, ion implantation of a p-type or n-type impurity is performed by using the resist pattern 19C as a mask so that a pair of lightly doped drain (LDD) diffusion regions 11d are formed on both sides of the gate electrode 16B in the Si substrate 11 in the region B with the gate electrode 16B serving as a self-alignment mask.

**[0018]** Next, in the step of FIG. 1N, the resist pattern 19C is removed, and a resist pattern 19D is formed on the Si substrate 11 so as to leave only the high-voltage operation transistor region C exposed. Further, in the step of FIG. 1N, ion implantation of a p-type or n-type impurity element is performed by using the resist pattern 19D as a mask so that a pair of LDD diffusion regions 11e are formed on both sides of the gate electrode 16C in the Si substrate 11 in the region C. The diffusion regions 11d and 11e may be formed in the same step.

**[0019]** Further, in the step of FIG. 1O, sidewall insulating films 16s are formed on both sides of each of the multilayer gate electrode structure 16F, the gate electrode 16B, and the gate electrode 16C by depositing and performing etchback on a CVD oxide film. In the step of FIG. 1P, a resist pattern 19E is formed to cover the flash memory cell region A and leave the low-voltage operation transistor region B and the high-voltage operation transistor region C exposed. Further, by performing ion implantation of a p-type or n-type impurity element with the resist pattern 19E and the gate electrodes B and C serving as a mask, p-type or n-type diffusion regions 11f are formed on both sides of the gate electrode 16B in the Si substrate 11 in the region B, and similarly, p-type or n-type diffusion regions 11g are formed on both sides of the gate electrode 16C in the Si substrate 11 in the region C. A low-resistance silicide film of, for instance, WSi or CoSi may be formed as required on the surface of each of the diffusion regions 11f and 11g by silicide processing.

**[0020]** In the step of FIG. 1Q, an interlayer insulating film 20 is formed on the Si substrate 11 so as to continuously cover the regions A through C. Further, in the

region A, contact holes are formed in the interlayer insulating film 20 so that the diffusion regions 11b and 11c are exposed, and W plugs 20A are formed in the contact holes. Likewise, in the region B, contact holes are formed in the interlayer insulating film 20 so that the diffusion regions 11f are exposed, and W plugs 20B are formed in the contact holes. In the region C, contact holes are formed in the interlayer insulating film 20 so that the diffusion regions 11g are exposed, and W plugs 20C are formed in the contact holes.

[0021] In the production process of the semiconductor integrated circuit device including the flash memory device having the multilayer gate electrode structure 16F, in the step of FIG. 1J, the protection oxide film 18 of a thickness of 5 to 10 nm is formed on the sidewall faces of the multilayer gate electrode structure 16F by thermal oxidation performed at temperatures ranging from 800 to 900 °C. As a result of the thermal oxidation, the protection oxide film 18 is formed not only on the multilayer gate electrode structure 16F but also on the sidewall faces of each of the gate electrode 16B formed in the low-voltage operation transistor region B and the gate electrode 16C formed in the high-voltage operation transistor region C as shown in FIGS. 2A and 2B.

[0022] At this point, the protection oxide film 18 forms bird's beaks that penetrate under the gate electrode 16B in the region B as shown circled by broken lines in FIG. 2B. Therefore, especially in a low-voltage operation transistor whose gate length is short, that is, whose gate oxide film 12B is thin, a substantial change in the thickness of the gate oxide film 12B is effected right under the gate electrode 16B, thus causing a problem that a threshold characteristic shifts from a desired value.

[0023] Indeed, such a problem is prevented from occurring if the protection oxide film 18 is not formed. However, without formation of the protection oxide film 18, electrons retained in the amorphous silicon pattern 13A (hereinafter, also referred to as a floating gate electrode pattern 13A) are dissipated to the sidewall insulating films 16s formed by CVD and etchback in the step of FIG. 10 as shown in FIG. 3B so that information stored in the flash memory device is lost in a short period of time. On the other hand, with the protection oxide film 18 that is a high-quality thermal oxide film hardly allowing a leakage current being formed on the sidewalls of the floating gate electrode pattern 13A, the electrons injected into the floating gate electrode pattern 13A are stably retained therein as shown in FIG. 3A.

[0024] Therefore, it is essential to form the protection oxide film 18 in the semiconductor integrated circuit device including the flash memory device. However, formation of such a protection oxide film inevitably causes the problem of a change in the threshold characteristic of a MOS transistor forming a peripheral or logic circuit. Such a problem of a change in the threshold characteristic of the MOS transistor is noticeable when the MOS transistor is a high-speed transistor having a short gate length.

[0025] FIG. 4 is a plan view of a configuration of a flash memory cell (flash memory device) having a single-layer gate electrode structure by related art. In FIG. 4, the same element as those of the previous drawings are referred to by the same numerals, and a description thereof will be omitted.

[0026] According to FIG. 4, a device region 11A is formed on the Si substrate 11 by a field oxide film 11F. One end of the above-described floating gate electrode pattern 13A is formed on the Si substrate 11 to cross the device region 11A. In the device region 11A, by using the floating gate electrode pattern 13A as a self-alignment mask, the n<sup>+</sup>-type source region 11a and the n<sup>+</sup>-type source line region 11b are formed on one side, and the n<sup>+</sup>-type drain region 11c is formed on the other side.

[0027] On the Si substrate 11, another device region 11B is formed next to the device region 11A. An n<sup>+</sup>-type diffusion region 11C is formed in the device region 11B. The other end of the floating gate electrode pattern 13A is formed as a coupling part 13Ac covering the diffusion region 11C.

[0028] FIG. 5A is a sectional view of the flash memory cell of FIG. 4 taken along the line X-X'.

[0029] According to FIG. 5A, the tunnel oxide film 12A is formed between the source line region 11b and the drain region 11c on the Si substrate 11, and the floating gate electrode pattern 13A is formed on the tunnel oxide film 12A. Further, the n<sup>+</sup>-type source region 11a is formed outside the n<sup>+</sup>-type source line region 11b in the Si substrate 11. The sidewall insulating films 16s are formed on the sidewalls of the floating gate electrode pattern 13A.

[0030] FIG. 5B is a sectional view of the flash memory cell of FIG. 4 taken along the line Y-Y'.

[0031] According to FIG. 5B, the floating gate electrode pattern 13A continuously extends from the device region 11A to the adjacent device region 11B on the field oxide film 11F formed on the Si substrate 11. The coupling part 13Ac of the floating gate electrode pattern 13A is capacitively-coupled via an oxide film 12Ac to the high-density diffusion region 11C.

[0032] At the time of a write (program) operation, by providing the source line region 11b, applying a drain voltage of +5 V to the drain region 11c, and applying a write voltage of +10 V to the high-density diffusion region 11C as shown in FIGS. 6A and 6B, the potential of the floating gate electrode pattern 13A rises so that hot electrons are injected into the floating gate electrode pattern 13A via the tunnel oxide film 12A in the device region 11A.

[0033] On the other hand, at the time of an erase operation, an erase voltage of +15 V is applied to the source line region 11b with the drain region 11c and the high-density diffusion region 11C being grounded as shown in FIGS. 6C and 6D. As a result, the electrons in the floating gate electrode pattern 13A tunnel through the tunnel oxide film 12A to the source region 11a to be absorbed into a source power supply through the source

line region 11b.

[0034] Thus, in the flash memory cell of FIG. 4, the high-density diffusion region 11C serves as a control gate electrode, and unlike the conventional flash memory cell of a multilayer gate structure, it is unnecessary to form the above-described ONO insulating film 14 between the polysilicon floating gate electrode and the polysilicon control gate electrode. In the flash memory cell of FIGS. 5A and 5B, the oxide film 12Ac serves as the ONO insulating film 14. Since the oxide film 12Ac is formed on the Si substrate 11 by thermal oxidation, the oxide film 12Ac has high quality.

[0035] FIGS. 7A through 7M are diagrams showing a production process of a semiconductor integrated circuit device including the flash memory cell of FIG. 4 in addition to the low-voltage operation transistor B and the high-voltage operation transistor C. In the drawings, the same elements as those previously described are referred to by the same numerals, and a description thereof will be omitted.

[0036] According to FIG. 7A, the thermal oxide film 12C of a thickness of 5 to 50 nm is formed on the Si substrate 11 by performing thermal oxidation at temperatures ranging from 800 to 1100 °C in each of the flash memory cell region A, the low-voltage operation transistor region B, and the high-voltage operation transistor region C. In the step of FIG. 15B, the thermal oxide film 12C is removed from the flash memory cell region A by a patterning process using a resist pattern 15<sub>1</sub>.

[0037] Next, in the step of FIG. 7C, the resist pattern 15<sub>1</sub> is removed, and the tunnel oxide film 12A of a thickness of 5 to 15 nm is formed on the surface of the Si substrate 11 in the region A by performing thermal oxidation at temperatures ranging from 800 to 1100 °C. In the step of FIG. 7C, as a result of the thermal oxidation for forming the tunnel oxide film 12A, the thermal oxide film 12C is developed in each of the regions B and C.

[0038] Next, in the step of FIG. 7D, the thermal oxide film 12C is removed from the low-voltage operation transistor region B by a patterning process using a resist pattern 15<sub>2</sub>. Then, in the step of FIG. 7E, after the resist pattern 15<sub>2</sub> is removed, the thermal oxide film 12B of a thickness of 3 to 10 nm is formed on the exposed Si substrate 11 in the region B by performing thermal oxidation at temperatures ranging from 800 to 1100 °C. In the step of FIG. 7E, as a result of the thermal oxidation for forming the thermal oxide film 12B, the tunnel oxide film 12A is developed in the region A and the thermal oxide film 12C is developed in the region C.

[0039] Next, in the step of FIG. 7F, the amorphous silicon film 13 uniformly doped with P and having a thickness of 150 to 200 nm is formed on the Si substrate 11. In the step of FIG. 7G, patterning is performed on the amorphous silicon film 13 with a resist pattern 17<sub>1</sub> serving as a mask, so that the floating gate electrode pattern 13A is formed in the flash memory cell region A, a gate electrode pattern 13B is formed in the low-voltage operation transistor region B, and a gate electrode pattern

13C is formed in the high-voltage operation transistor region C.

[0040] Next, in the step of FIG. 7H, the surfaces of the floating gate electrode pattern 13A and the gate electrode patterns 13B and 13C are covered with the protection oxide film 18 of a thickness of 5 to 10 nm by thermal oxidation at temperatures ranging from 800 to 900 °C. Then, in the step of FIG. 7I, with a resist pattern 17<sub>2</sub> serving as a mask, the source region 11a is formed by performing ion implantation of P<sup>+</sup> or As<sup>+</sup> with a dose of  $1 \times 10^{14}$  to  $5 \times 10^{14}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 80 keV.

[0041] Further, in the step of FIG. 7J, with the regions B and C being covered with a resist pattern 17<sub>3</sub>, ion implantation of As<sup>+</sup> is performed with a dose of  $5 \times 10^{14}$  to  $3 \times 10^{15}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 50 keV in the region A by using the floating gate electrode pattern 13A as a self-alignment mask. Thereby, the n<sup>+</sup>-type source line region 11b is formed inside the source region 11a and the n<sup>+</sup>-type drain region 11c is formed on the opposite side of a channel region from the source region 11a.

[0042] Next, in the step of FIG. 7K, a resist pattern 17<sub>4</sub> covering the flash memory cell region A is formed, and the LDD regions 11d and 11e are formed in the regions B and C, respectively, by ion implantation of a p-type or n-type impurity element.

[0043] Further, in the step of FIG. 7L, the sidewall oxide films 18a are formed on both sidewalls of each of the floating gate electrode pattern 13A and the gate electrode patterns 13B and 13C. In the step of FIG. 7M, with the flash memory region A being covered with a resist pattern 17<sub>4</sub>, the diffusion regions 11f and 11g are formed in the regions B and C, respectively, by ion implantation of a p-type or n-type impurity element.

[0044] Also in the production of the semiconductor integrated circuit device including the flash memory device of such a single-layer gate structure, when the thermal oxide film 18 is formed as a protection insulating film to cover the single-layer gate electrode structure (the floating gate electrode pattern) 13A in the flash memory cell region A as shown in detail in FIG. 8A in the step of FIG. 7H, the same thermal oxide film 18 is also formed in the low-voltage transistor region B so as to cover the gate electrode 13B as shown in FIG. 8B. As a result, bird's beaks that penetrate right under the gate electrode 13B are formed as shown circled in FIG. 8B. Therefore, the low-voltage operation transistor formed in the region B is prevented from having a desired threshold characteristic.

## SUMMARY OF THE INVENTION

[0045] It is a general object of the present invention to provide a semiconductor integrated circuit device and a method of producing the same in which the above-described disadvantage is eliminated.

[0046] A more specific object of the present invention

is to provide a semiconductor integrated circuit device in which formation of bird's beak right under the gate electrode of a semiconductor device formed together with a flash memory device on a substrate is effectively prevented.

**[0047]** Yet another object of the present invention is to provide a method of producing such a semiconductor integrated circuit device.

**[0048]** The above objects of the present invention are achieved by a semiconductor integrated circuit device including a substrate, a nonvolatile memory device formed in a memory cell region of the substrate and having a multilayer gate electrode structure including a tunnel insulating film covering the substrate and a floating gate electrode formed on the tunnel insulating film and having sidewall surfaces covered with a protection insulating film formed of a thermal oxide film, and a semiconductor device formed in a device region of the substrate, the semiconductor device including a gate insulating film covering the substrate and a gate electrode formed on the gate insulating film, wherein a bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film and the floating gate electrode, the bird's beak structure penetrating into the floating gate electrode along the interface from the sidewall faces of the floating gate electrode, and the gate insulating film is interposed between the substrate and the gate electrode to have a substantially uniform thickness.

**[0049]** The above objects of the present invention are also achieved by a semiconductor integrated circuit device including: a substrate; a nonvolatile memory device formed in a memory cell region of the substrate, the nonvolatile memory device including a first active region covered with a tunnel insulating film, a second active region formed next to the first active region and covered with an insulating film, a control gate formed of an embedded diffusion region formed in the second active region, a first gate electrode extending on the tunnel insulating film in the first active region and forming a bridge between the first and second active regions to be capacitive-coupled via the insulating film to the embedded diffusion region in the second active region, the first gate electrode having sidewall faces thereof covered with a protection insulating film formed of a thermal oxide film, and a diffusion region formed on each of sides of the first gate electrode in the first active region; and a semiconductor device formed in a device region of the substrate, the semiconductor device including a gate insulating film covering the substrate and a second gate electrode formed on the gate insulating film, wherein a bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film and the first gate electrode, the bird's beak structure penetrating into the first gate electrode along the interface from the sidewall faces of the first gate electrode, and the gate insulating film is interposed between the substrate and the second gate electrode to have a substantially uniform thickness.

**[0050]** According to the above-described semicon-

ductor integrated circuit devices, no bird's beak structure is formed to penetrate into the second gate electrode. Therefore, the problem of a change in the threshold characteristic of the semiconductor device can be avoided.

**[0051]** The above objects of the present invention are also achieved by a method of producing a semiconductor integrated circuit device, including the steps of (a) forming a semiconductor structure including a tunnel insulating film covering a memory cell region of a substrate, a first silicon film covering the tunnel insulating film, an insulating film covering the first silicon film, and a gate insulating film covering a logic device region of the substrate, (b) depositing a second silicon film on the semiconductor structure formed in the step (a) so that the second silicon film covers the insulating film in the memory cell region and the gate insulating film in the logic device region, (c) forming a multilayer gate electrode structure in the memory cell region by successively patterning the second silicon film to serve as a control gate electrode, the insulating film, and the first silicon film in the memory cell region with the second silicon film being left in the logic device region, (d) forming a protection oxide film so that the protection oxide film covers the multilayer gate electrode structure in the memory cell region and the second silicon film in the logic device region, (e) forming diffusion regions in both sides of the multilayer gate electrode structure in the memory cell region by performing ion implantation of an impurity element into the substrate with the multilayer gate electrode structure and the second silicon film being employed as masks, (f) forming a gate electrode in the logic device region by patterning the second silicon film, and (g) forming diffusion regions in the logic device region by performing ion implantation with the gate electrode being employed as a mask, whereby a nonvolatile memory device is formed in the memory cell region and a semiconductor device is formed in the logic device region.

**[0052]** The above objects of the present invention are further achieved by a method of producing a semiconductor integrated circuit device, including the steps of (a) forming a semiconductor structure including a tunnel insulating film covering a memory cell region of a substrate and a gate insulating film covering a logic device region of the substrate, (b) depositing a silicon film on the semiconductor structure formed in the step (a) so that the silicon film covers the tunnel insulating film in the memory cell region and the gate insulating film in the logic device region, (c) forming a first gate electrode in the memory cell region by selectively patterning the silicon film with the silicon film being left in the logic device region, (d) forming a protection oxide film so that the protection oxide film covers the first gate electrode in the memory cell region and the silicon film in the logic device region, (e) forming diffusion regions on both sides of the first gate electrode in the memory cell region by performing ion implantation of an impurity element

into the substrate with the first gate electrode and the silicon film being employed as masks, (f) forming a second gate electrode in the logic device region by patterning the silicon film, and (g) forming diffusion regions in the logic device region by performing ion implantation with the second gate electrode being employed as a mask, whereby a nonvolatile memory device is formed in the memory cell region and a semiconductor device is formed in the logic device region.

[0053] According to the above-described methods, the protection oxide film is formed to cover the multilayer gate electrode structure or the gate electrode in the memory cell region before the gate electrode is patterned in the logic device region. The protection oxide film prevents the bird's beak structure from being formed as a penetration into the gate electrode in the logic device region. Therefore, the problem of a change in the threshold characteristic of the semiconductor device in the device region can be avoided. Further, when the diffusion regions are formed in the memory cell region by ion implantation, the device region is covered with the silicon film. By using the silicon film as a mask, a resist process may be omitted, thus simplifying the production process of the semiconductor integrated circuit device.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0054] Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:

FIGS. 1A through 1Q are diagrams showing a production process of a conventional semiconductor integrated circuit device including a flash memory device of a multilayer gate structure;

FIGS. 2A and 2B are diagrams for illustrating a disadvantage of the conventional semiconductor integrated circuit device including the flash memory device of the multilayer gate structure;

FIGS. 3A and 3B are diagrams for illustrating a role of a protection oxide film employed in the flash memory device of the multilayer gate structure employed in the conventional semiconductor integrated circuit device;

FIG. 4 is a plan view of a flash memory cell of a single-layer gate structure according to related art; FIGS. 5A and 5B are sectional views of the flash memory cell of FIG. 4;

FIGS. 6A through 6D are diagrams for illustrating write and erase operations of the flash memory cell of FIG. 4;

FIGS. 7A through 7M are diagrams showing a production process of a semiconductor integrated circuit device including the flash memory cell of FIG. 4. FIGS. 8A and 8B are diagrams for illustrating a disadvantage of the semiconductor integrated circuit device including the flash memory cell of FIG. 4;

FIGS. 9A through 9I are diagrams showing a production process of a semiconductor integrated circuit device according to a first embodiment of the present invention;

FIGS. 10A and 10B are diagrams for illustrating an effect of the first embodiment;

FIGS. 11A and 11B are diagrams for illustrating another effect of the first embodiment;

FIGS. 12A through 12I are diagrams showing a production process of a semiconductor integrated circuit device according to a second embodiment of the present invention; and

FIGS. 13A and 13B are diagrams for illustrating effects of the second embodiment.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0055] A description will now be given, with reference to the accompanying drawings, of embodiments of the present invention.

##### [First Embodiment]

[0056] FIGS. 9A through 9I are diagrams showing a production process of a semiconductor integrated circuit device according to a first embodiment of the present invention. In the drawings, the same elements as those previously described are referred to by the same numerals, and a description thereof will be omitted.

[0057] In this embodiment, the steps of FIGS. 1A through 1G are first performed, so that a structure corresponding to FIG. 1G is obtained in the step of FIG. 9A. At this point, a silicon-on-insulator (SOI) substrate may replace the Si substrate 11. Further, a tunnel nitride film may replace the tunnel oxide film 12A.

[0058] Further, in the step of FIG. 9B, the multilayer gate electrode structure 16F is formed in the flash memory cell region A by performing patterning using the resist pattern 17A described in the step of FIG. 1H. In the step of FIG. 9B, no patterning is performed on the low-voltage operation transistor region B and the high-voltage operation transistor region C that are covered with the resist pattern 17A.

[0059] In this embodiment, next, in the step of FIG. 9C, the resist pattern 17A is removed, and the protection insulating film 18 is formed of a thermal oxide film to cover the multilayer gate electrode structure 16F by performing thermal oxidation at temperatures ranging from 800 to 900 °C. The same thermal oxide film 18 is also formed on the surface of the amorphous silicon film 16 in each of the regions B and C.

[0060] Further, in the step of FIG. 9C, with the multilayer gate electrode structure 16F serving as a self-alignment mask, the diffusion region 11c is formed in the flash memory cell region A by performing ion implantation of As<sup>+</sup> (or P<sup>+</sup>) under the same conditions as in the above-described step of FIG. 1L. The impurity concen-

tration may be the same on the side of the diffusion regions 11a and 11b and the side of the diffusion region 11c. At this point, no ion is injected into the Si substrate 11 in the regions B and C that are covered with the amorphous silicon film 16. A resist pattern that has an opening on the flash memory cell region A may be employed.

[0061] In the step of FIG. 9D, by using the resist pattern 17B previously described in the step of FIG. 11 as a mask, patterning is performed on the amorphous silicon film 16 in the regions B and C so that the gate electrodes 16B and 16C are formed in the low-voltage operation transistor region B and the high-voltage operation transistor region C, respectively.

[0062] Next, in the step of FIG. 9E, with the resist pattern 19C previously described in the step of FIG. 1M being employed as a mask, the LDD diffusion regions 11d are formed in the Si substrate 11 in the region B by performing ion implantation of an n-type or p-type impurity element therein.

[0063] In the step of FIG. 9F, with the resist pattern 19D previously described in the step of FIG. 1N being employed as a mask, the LDD diffusion regions 11e are formed in the Si substrate 11 in the region C by performing ion implantation of an n-type or p-type impurity element therein. In the steps of FIGS. 9E and 9F, the diffusion regions 11d and 11e may be formed under the same ion implantation conditions in the same step.

[0064] In the step of FIG. 9G, which corresponds to the above-described step of FIG. 10, the sidewall insulating films 16s are formed on each of the multilayer gate electrode structure 16F and the gate electrodes 16B and 16C. In the step of FIG. 9H, which corresponds to the above-described step of FIG. 1P, the flash memory cell region A is covered with the resist pattern 19E. Further, with the gate electrodes 16B and 16C and the sidewall insulating films 16s being used as self-alignment masks, the diffusion regions 11f and 11g are formed in the Si substrate 11 in the regions B and C, respectively, by performing ion implantation of an n-type or p-type impurity element therein.

[0065] Further, by performing the same step as previously described in FIG. 1Q, a semiconductor integrated circuit device of the structure of FIG. 9I corresponding to FIG. 1Q can be obtained.

[0066] In this embodiment, when the protection insulating film 18 is formed by thermal oxidation in the step of FIG. 9C, no patterning has been performed on the amorphous silicon film 16 in the regions B and C. As a result, in the regions B and C, the thermal oxide film 18 is formed on the surface of the amorphous silicon film 16, but is prevented from being formed at an interface between the amorphous silicon film 16 and the gate oxide film 12B. Further, no such thermal oxidation is performed in any step after the patterning step of the gate electrodes 16B and 16C of FIG. 9D. Therefore, although the protection insulating film 18 is formed to cover the multilayer gate electrode structure 16F as shown in FIG. 10A, no thermal oxide film other than the gate oxide film

12B is developed on the bottom of the gate electrode 16B. Therefore, the problem of a change in the threshold characteristic of the low-voltage operation transistor can be avoided.

[0067] As shown circled in FIG. 10A, in the step of FIG. 9C, bird's beaks are formed under the floating gate electrode pattern 13A with the formation of the protection insulating film 18. On the other hand, with respect to the MOS transistors of the regions B and C, bird's beaks, if ever formed, are far smaller in thickness and penetration distance than those formed under the floating gate electrode pattern 13A.

[0068] Further in this embodiment, as shown in FIGS. 11A and 11B, in the ion implantation step of FIG. 9C, no resist pattern is required to be provided in the low-voltage operation transistor region B and the high-voltage operation transistor region C since the regions B and C are covered with the amorphous silicon film 16. Consequently, this simplifies the production process of the semiconductor integrated circuit device.

#### [Second Embodiment]

[0069] FIGS. 12A through 12I are diagrams showing a production method of a semiconductor integrated circuit device including a flash memory device of a single-layer gate electrode structure according to a second embodiment of the present invention. In the drawings, the same elements as those previously described are referred to by the same numerals, and a description thereof will be omitted.

[0070] In this embodiment, steps corresponding to those of FIGS. 7A through 7D are first performed, so that a structure corresponding to that of FIG. 7E is obtained in the step of FIG. 12A. In this embodiment, an SOI substrate may also replace the Si substrate 11. Further, a thermal nitride oxide film may replace the tunnel oxide film 12A or the thermal oxide films 12B and 12C.

[0071] Next, in the step of FIG. 12B, which corresponds to the step of FIG. 7F, the amorphous silicon film 13 of a thickness of 100 to 300 nm is deposited on the structure of FIG. 12A. The amorphous silicon film 13 may be replaced by a polysilicon film. Further, the amorphous silicon film 13 may be doped with P<sup>+</sup>. In the step of FIG. 12C, patterning is performed on the amorphous silicon film 13 by using a resist pattern 27<sub>1</sub> as a mask so that the floating gate electrode pattern 13A is formed.

The resist pattern 27<sub>1</sub> covers the low-voltage operation transistor region B and the high-voltage operation transistor region C. Consequently, no patterning is performed on the amorphous silicon film 13 in the regions B and C in the step of FIG. 12C.

[0072] Next, in the step of FIG. 12D, the resist pattern 27<sub>1</sub> is removed, and the protection insulating film 18 of a thickness of 5 to 10 nm is formed of a thermal oxide film so as to cover the floating gate electrode pattern 13A in the region A by performing thermal oxidation at temperatures ranging from 800 to 900 °C. As a result of



the thermal oxidation, the thermal oxide film 18 is also formed on the surface of the amorphous silicon film 13 in the regions B and C.

[0073] Next, in the step of FIG. 12E, a resist pattern 27<sub>2</sub> corresponding to the resist pattern 17<sub>2</sub> in FIG. 7I is formed on the structure of FIG. 12D. With the resist pattern 27<sub>2</sub> being employed as a mask, ion implantation of P<sup>+</sup> (or As<sup>+</sup>) is performed with a dose of  $1 \times 10^{14}$  to  $5 \times 10^{14}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 80 keV so that the diffusion region 11a is formed next to the floating gate electrode pattern 13a in the flash memory cell region A. Further in the step of FIG. 12E, after the ion implantation of P<sup>+</sup>, ion implantation of As<sup>+</sup> is performed with a dose of  $1 \times 10^{15}$  to  $6 \times 10^{15}$  cm<sup>-2</sup> at accelerating voltages ranging from 30 to 80 keV so that the resistance of the diffusion region 11a is reduced.

[0074] Next, in the step of FIG. 12F, the resist pattern 27<sub>2</sub> is removed, and with the floating gate electrode pattern 13A being employed as a mask, ion implantation of As<sup>+</sup> is performed with a dose of  $5 \times 10^{14}$  to  $3 \times 10^{15}$  cm<sup>-2</sup> at accelerating voltages ranging from 20 to 80 keV in the region A so that the diffusion regions 11b and 11c are formed in the Si substrate 11 in the region A. At this point, the step of FIG. 12E is omittable. Further, a resist pattern having an opening only on the flash memory cell region A may be formed alternatively.

[0075] Next, in the step of FIG. 12G, a resist pattern 27<sub>3</sub> is formed on the structure of FIG. 12F. The flash memory cell region A is covered with the resist pattern 27<sub>3</sub>. Then, patterning is performed on the amorphous silicon film 13 with the resist pattern 27<sub>3</sub> being employed as a mask in the regions B and C so that the gate electrodes 13B and 13C are formed therein.

[0076] In the step of FIG. 12H, the resist pattern 27<sub>3</sub> is removed and a resist pattern 27<sub>4</sub> covering the flash memory cell region A is formed. With the resist pattern 27<sub>4</sub> being employed as a mask, an n-type or p-type impurity element is introduced into the Si substrate 11 by ion implantation so that the LDD diffusion regions 11d and 11e are formed in the regions B and C, respectively.

[0077] Further, in the step of FIG. 12I, the resist pattern 27<sub>4</sub> is removed, and a CVD oxide film 16S is deposited. Further, with the CVD oxide film 16S being protected by a resist pattern 27<sub>5</sub> in the flash memory cell region A, etchback is performed in the regions B and C so that the sidewall oxide films 16s are formed on the sidewalls of each of the gate electrodes 13B and 13C.

[0078] Furthermore, by performing the same ion implantation as in the step of FIG. 7M on the structure of FIG. 12I, the diffusion regions 11f and 11g in the Si substrate 11. A p-type or n-type gate electrode is also formable. A low-resistance silicide film of, for instance, WSi or CoSi may be formed as required on the surface of each of the gate electrodes 13B and 13C and the diffusion regions 11f and 11g by silicide processing.

[0079] FIGS. 13A and 13B are diagrams showing detailed configurations of the flash memory device and the low-voltage operation transistor formed according to

this embodiment.

[0080] As shown in FIG. 13A, the floating gate electrode pattern 13A has not only its sidewall faces but also its top surface uniformly covered with the protection insulating film 18 in this embodiment. Therefore, electrons accumulated in the floating gate electrode pattern 13A are stably retained even if the flash memory device is left in a hot environment for a long time.

[0081] Further in this embodiment, the amorphous silicon film 13 is not patterned in the regions B and C when the thermal oxidation step of FIG. 12D is performed. Therefore, as shown in FIGS. 13B, no bird' beaks of the thermal oxide film penetrate under the gate electrodes 13B and 13C. This stabilizes the threshold characteristic and the operation characteristic of each MOS transistor formed on the Si substrate 11 on which the flash memory device is formed as well. The improvements in the threshold characteristic and the operation characteristic are remarkable in a low-voltage operation transistor having a short gate length and a thin gate oxide film.

[0082] In this embodiment, no resist pattern is required to be formed in the ion implantation step of FIG. 12F, thus simplifying the production process.

[0083] In the flash memory device of a multilayer-gate type according to the previous embodiment, the multilayer-gate electrode structure 16F may also have its sidewall faces and top surface covered continuously with the protection insulating film 18 in the configuration of FIG. 9I as in that of FIG. 12I.

[0084] According to the present invention, a protection oxide film is formed to cover a multilayer gate electrode structure or a floating gate electrode pattern in a flash memory cell region before a gate electrode is patterned in a first or second device region. The protection oxide film prevents a bird' beak structure from being formed to penetrate into the gate electrode in the device region. Therefore, the problem of a change in the threshold characteristic of a semiconductor device in the device region can be avoided. Further, according to the present invention, when diffusion regions are formed in the flash memory cell region by ion implantation, the device region is covered with an amorphous silicon film. By using the amorphous silicon film as a mask, a resist process may be omitted, thus simplifying the production process.

[0085] The present invention is not limited to the specifically disclosed embodiments, but variations and modifications may be made without departing from the scope of the present invention.

## Claims

1. A semiconductor integrated circuit device comprising:

a substrate (11);

a nonvolatile memory device formed in a mem-

dry cell region of said substrate and having a multilayer gate electrode structure (16F) comprising a tunnel insulating film (12A) covering said substrate (11) and a floating gate electrode (13A) formed on the tunnel insulating film (12A) and having sidewall surfaces covered with a protection insulating film (18) formed of a thermal oxide film; and a semiconductor device formed in a device region of said substrate (11), the semiconductor device comprising a gate insulating film (12B, 12C) covering said substrate (11) and a gate electrode (16B, 16C) formed on the gate insulating film (12B, 12C),

wherein a bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film (12A) and the floating gate electrode (13A), the bird's beak structure penetrating into the floating gate electrode (13A) along the interface from the sidewall faces of the floating gate electrode (13A); and

the gate insulating film (12B, 12C) is interposed between said substrate (11) and the gate electrode (16B, 16C) to have a substantially uniform thickness.

2. The semiconductor integrated circuit device as claimed in claim 1, wherein the multilayer gate electrode structure (16F) further comprises an insulating film (14A) formed on the floating gate electrode (13A) and a control gate electrode (16A) formed on the insulating film (14A).
3. The semiconductor integrated circuit device as claimed in claim 2, wherein each of the gate electrode (12B, 12C) and the control gate electrode (16A) comprises a polycide or polymetal structure including a silicon film doped with an n-type or p-type dopant.
4. The semiconductor integrated circuit device as claimed in claim 1, wherein the thermal oxide film forming the protection insulating film (18) connects to the bird's beak structure.
5. The semiconductor integrated circuit device as claimed in claim 1, wherein the protection insulating film (18) continuously covers sidewall faces and a top surface of the multilayer gate electrode structure (16F).
6. The semiconductor integrated circuit device as claimed in claim 1, wherein a silicon-on-insulator substrate is employed as said substrate.
7. The semiconductor integrated circuit device as claimed in claim 1, wherein the tunnel insulating film

(12A) is a tunnel oxide film.

8. The semiconductor integrated circuit device as claimed in claim 1, wherein the tunnel insulating film (12A) is a tunnel nitride film.

9. A semiconductor integrated circuit device comprising:

a substrate (11);  
a nonvolatile memory device formed in a memory cell region of said substrate (11),  
the nonvolatile memory device comprising:

a first active region (11A) covered with a tunnel insulating film (12A);  
a second active region (11B) formed next to the first active region (11A) and covered with an insulating film (12Ac);  
a control gate formed of an embedded diffusion region (11C) formed in the second active region (11B);  
a first gate electrode (13A) extending on the tunnel insulating film (12A) in the first active region (11A) and forming a bridge between the first and second active regions (11A, 11B) to be capacitive-coupled via the insulating film (12Ac) to the embedded diffusion region (11C) in the second active region (11B), the first gate electrode (13A) having sidewall faces thereof covered with a protection insulating film (18) formed of a thermal oxide film; and  
a diffusion region (11a, 11c) formed on each of sides of the first gate electrode (13A) in the first active region (11A); and

a semiconductor device formed in a device region of said substrate, the semiconductor device comprising a gate insulating film (12B, 12C) covering said substrate (11) and a second gate electrode (13B, 13C) formed on the gate insulating film (12B, 12C),

wherein a bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film (12A) and the first gate electrode (13A), the bird's beak structure penetrating into the first gate electrode (13A) along the interface from the sidewall faces of the first gate electrode (13A); and

the gate insulating film (12B, 12C) is interposed between said substrate (11) and the second gate electrode (13B, 13C) to have a substantially uniform thickness.

10. The semiconductor integrated circuit device as claimed in claim 9, wherein the thermal oxide film forming the protection insulating film (18) is con-

nected to the bird's beak structure.

11. The semiconductor integrated circuit device as claimed in claim 9, wherein the protection insulating film (18) continuously covers a top surface of the first gate electrode (13A).

12. The semiconductor integrated circuit device as claimed in claim 9, wherein the second gate electrode (13B, 13C) comprises a polycide or polymetal structure including a silicon film doped with an n-type or p-type dopant.

13. The semiconductor integrated circuit device as claimed in claim 9, wherein a silicon-on-insulator substrate is employed as said substrate (11).

14. The semiconductor integrated circuit device as claimed in claim 9, wherein the tunnel insulating film (12A) is a tunnel oxide film.

15. The semiconductor integrated circuit device as claimed in claim 9, wherein the tunnel insulating film (12A) is a thermal nitride oxide film.

16. A method of producing a semiconductor integrated circuit device, comprising the steps of:

(a) forming a semiconductor structure including a tunnel insulating film (12A) covering a memory cell region of a substrate (11), a first silicon film (13) covering the tunnel insulating film (12A), an insulating film (14) covering the first silicon film (13), and a gate insulating film (12C) covering a logic device region of the substrate; (b) depositing a second silicon film (16) on the semiconductor structure formed in said step (a) so that the second silicon film (16) covers the insulating film (14) in the memory cell region and the gate insulating film (12C) in the logic device region; (c) forming a multilayer gate electrode structure (16F) in the memory cell region by successively patterning the second silicon film (16) to serve as a control gate electrode (16A), the insulating film (14), and the first silicon film (13) in the memory cell region with the second silicon film (16) being left in the logic device region; (d) forming a protection oxide film (18) so that the protection oxide film (18) covers the multilayer gate electrode structure (16F) in the memory cell region and the second silicon film (16) in the logic device region; (e) forming diffusion regions (11a, 11c) in both sides of the multilayer gate electrode structure (16F) in the memory cell region by performing ion implantation of an impurity element into the substrate (11) with the multilayer gate electrode

structure (16F) and the second silicon film (16) being employed as masks;

(f) forming a gate electrode (16B, 16C) in the logic device region by patterning the second silicon film (16); and

(g) forming diffusion regions (11d, 11e, 11f, 11g) in the logic device region by performing ion implantation with the gate electrode (16B, 16C) being employed as a mask,

whereby a nonvolatile memory device is formed in the memory cell region and a semiconductor device is formed in the logic device region.

17. The method as claimed in claim 16, wherein the logic device region comprises first and second device regions;

said step (a) forms first and second gate insulating films (12B, 12C) in the first and second device regions, respectively, the second insulating film (12C) being thicker than the first insulating film (12B);

said step (f) forms first and second gate electrodes (16B, 16C) in the first and second device regions, respectively, by patterning the second silicon film (16); and

said step (g) forms diffusion regions (11d, 11e, 11f, 11g) in the first and second device regions by employing the first and second gate electrodes (16B, 16C) being employed as masks, respectively.

18. The method as claimed in claim 17, wherein said step (b) is performed simultaneously in the memory cell region and the first and second device regions.

19. The method as claimed in claim 17, wherein each of the control gate electrode (16A) and the first and second gate electrodes (16B, 16C) comprises a polycide or polymetal structure including a silicon film doped with an n-type or p-type dopant.

20. The method as claimed in claim 16, wherein said step (b) is performed simultaneously in the memory cell region and the logic device region.

21. The method as claimed in claim 16, wherein said step (e) is performed without using a resist mask.

22. The method as claimed in claim 16, wherein said step (a) employs a tunnel oxide film as the tunnel insulating film (12A).

23. The method as claimed in claim 16,  
wherein said step (a) employs a tunnel nitride film  
as the tunnel insulating film (12A).
24. The method as claimed in claim 16,  
wherein a silicon-on-insulator substrate is em-  
ployed as the substrate (11).
25. The method as claimed in claim 16,  
wherein said step (d) forms the protection oxide film  
(18) by thermal oxidation so that the protection ox-  
ide film (18) is formed of a thermal oxide film.
26. The method as claimed in claim 16,  
wherein said step (g) performs ion implantation with  
the memory cell region being protected by a resist  
mask (19D, 19E).
27. The method as claimed in claim 16,  
wherein each of the control gate electrode (16A)  
and the gate electrode (16B, 16C) comprises a  
polycide or polymetal structure including a silicon  
film doped with an n-type or p-type dopant.
28. A method of producing a semiconductor integrated  
circuit device, comprising the steps of:
- (a) forming a semiconductor structure compris-  
ing a tunnel insulating film (12A) covering a  
memory cell region of a substrate (11) and a  
gate insulating film (12B, 12C) covering a logic  
device region of the substrate;
  - (b) depositing a silicon film (13) on the semi-  
conductor structure formed in said step (a) so  
that the silicon film (13) covers the tunnel insu-  
lating film (12A) in the memory cell region and  
the gate insulating film (12B, 12C) in the logic  
device region;
  - (c) forming a first gate electrode (13A) in the  
memory cell region by selectively patterning the  
silicon film (13) with the silicon film (13) being  
left in the logic device region;
  - (d) forming a protection oxide film (18) so that  
the protection oxide film (18) covers the first  
gate electrode (13A) in the memory cell region  
and the silicon film (13) in the logic device re-  
gion;
  - (e) forming diffusion regions (11a, 11c) on both  
sides of the first gate electrode (13A) in the  
memory cell region by performing ion implan-  
tation of an impurity element into the substrate  
(11) with the first gate electrode (13A) and the  
silicon film (13) being employed as masks;
  - (f) forming a second gate electrode (13B, 13C)  
in the logic device region by patterning the sil-  
icon film (13); and
  - (g) forming diffusion regions (11d, 11e, 11f, 11g)  
in the logic device region by performing ion im-
- plantation with the second gate electrode (13B,  
13C) being employed as a mask,
- whereby a nonvolatile memory device is  
formed in the memory cell region and a semicon-  
ductor device is formed in the logic device region.
29. The method as claimed in claim 28,  
wherein the logic device region comprises first and  
second device regions;
- said step (a) forms first and second gate insu-  
lating films (12B, 12C) in the first and second  
device regions, respectively, the second insu-  
lating film (12C) being thicker than the first in-  
sulating film (12B);
- said step (f) forms third and fourth gate elec-  
trodes (13B, 13C) in the first and second device  
regions, respectively, by patterning the second  
silicon film (13); and
- said step (g) forms diffusion regions (11d, 11e,  
11f, 11g) in the first and second device regions  
by employing the third and fourth gate elec-  
trodes (13B, 13C) being employed as masks,  
respectively.
30. The method as claimed in claim 29,  
wherein said step (b) is performed simultaneously  
in the memory cell region and the first and second  
device regions.
31. The method as claimed in claim 29,  
wherein each of the third and fourth gate electrodes  
(13B, 13C) comprises a polycide or polymetal struc-  
ture including a silicon film doped with an n-type or  
p-type dopant.
32. The method as claimed in claim 28,  
wherein said step (b) is performed simultaneously  
in the memory cell region and the logic device re-  
gion.
33. The method as claimed in claim 28,  
wherein said step (e) is performed without using a  
resist mask.
34. The method as claimed in claim 28,  
wherein said step (a) employs a tunnel oxide film  
as the tunnel insulating film (12A).
35. The method as claimed in claim 28,  
wherein said step (a) employs a tunnel nitride film  
as the tunnel insulating film (12A).
36. The method as claimed in claim 28,  
wherein a silicon-on-insulator substrate is em-  
ployed as the substrate (11).

37. The method as claimed in claim 28,  
wherein said step (d) forms the protection oxide film  
(18) by thermal oxidation so that the protection oxide  
film (18) is formed of a thermal oxide film.

5

38. The method as claimed in claim 28,  
wherein said step (g) performs ion implantation with  
the memory cell region being protected by a resist  
mask (27<sub>4</sub>, 27<sub>5</sub>).

10

39. The method as claimed in claim 28,  
wherein the second gate electrode (13B, 13C) comprises a polycide or polymetal structure including a  
silicon film doped with an n-type or p-type dopant.

15

20

25

30

35

40

45

50

55




FIG. 1A  
PRIOR ART








FIG. 1B  
PRIOR ART



FIG. 1C  
PRIOR ARTFIG. 1D  
PRIOR ART

## LOGIC CIRCUIT DEVICES



FIG. 1E  
PRIOR ARTFIG. 1F  
PRIOR ART



## LOGIC CIRCUIT DEVICES

FIG. 1G  
PRIOR ARTFIG. 1H  
PRIOR ART

## LOGIC CIRCUIT DEVICES

FIG. 1I  
PRIOR ARTFIG. 1J  
PRIOR ART




FIG. 1K  
PRIOR ART




FIG. 1L  
PRIOR ART

LOGIC CIRCUIT DEVICES




FIG. 1M |  
PRIOR ART







FIG. 1N |  
PRIOR ART

## LOGIC CIRCUIT DEVICES

## FLASH MEMORY CELL A

FIG. 10  
PRIOR ARTLOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

## 19E







FIG. 1P  
PRIOR ART

FIG. 1Q  
PRIOR ART

FLASH MEMORY CELL

FIG. 2A  
PRIOR ART

LOW-VOLTAGE OPERATION TRANSISTOR

FIG. 2B  
PRIOR ART




FIG. 3A  
PRIOR ART





FIG. 3B  
PRIOR ART



FIG. 4 RELATED ART



X-X'




FIG. 5A  
RELATED ART

Y-Y'






FIG. 5B  
RELATED ART

FIG. 6A |  
RELATED ARTFIG. 6B |  
RELATED ARTFIG. 6C |  
RELATED ARTFIG. 6D |  
RELATED ART

FLASH MEMORY CELL A








LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR CFIG. 7A  
RELATED ARTFIG. 7B  
RELATED ART

FIG. 7C  
RELATED ARTFIG. 7D  
RELATED ART






FIG. 7E  
RELATED ART

FIG. 7F  
RELATED ART

HIGH-VOLTAGE  
OPERATION  
TRANSISTOR CLOW-VOLTAGE  
OPERATION  
TRANSISTOR B

FLASH MEMORY CELL A







FIG. 7G  
RELATED ARTFIG. 7H  
RELATED ART

FIG. 7I  
RELATED ARTFIG. 7J  
RELATED ART






FIG. 7K  
RELATED ART







FIG. 7L  
RELATED ART

FIG. 7M  
RELATED ART

FIG. 8A  
RELATED ARTFIG. 8B  
RELATED ART

## LOGIC CIRCUIT DEVICES




FIG. 9A




FIG. 9B

## LOGIC CIRCUIT DEVICES

## FLASH MEMORY CELL A

As+ OR P+




LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9C






FIG. 9D




FIG. 9E




FIG. 9F

## LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A




LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9G






FIG. 9H




## LOGIC CIRCUIT DEVICES

## FLASH MEMORY CELL A



## LOW-VOLTAGE OPERATION TRANSISTOR B



## HIGH-VOLTAGE OPERATION TRANSISTOR C




FIG. 9I



FLASH MEMORY CELL




FIG. 10A

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12A

FIG. 12B

## LOGIC CIRCUIT DEVICES




FIG. 12C

FIG. 12D




FIG. 12E

FIG. 12F




FIG. 12G




FIG. 12H

## LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A


LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 121




FIG. 13A




FIG. 13B





## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
30.06.2004 Bulletin 2004/27

(51) Int Cl.7: H01L 27/115, H01L 29/788,  
H01L 21/8247, H01L 21/336

(43) Date of publication A2:  
08.01.2003 Bulletin 2003/02

(21) Application number: 02290504.6

(22) Date of filing: 01.03.2002

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Hiroshi, Hashimoto, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211-8588 (JP)  
• Koji, Takahashi, c/o Fujitsu Limited  
Kawasaki-shi, Kanagawa 211-8588 (JP)

(30) Priority: 05.07.2001 JP 2001205188

(74) Representative: Joly, Jean-Jacques et al  
Cabinet Beau de Loménie  
158, rue de l'Université  
75340 Paris Cédex 07 (FR)


(71) Applicant: FUJITSU LIMITED  
Kawasaki-shi, Kanagawa 211-8588 (JP)

## (54) Semiconductor non volatile memory device and method of producing the same

(57) A semiconductor integrated circuit device includes a substrate (11), a nonvolatile memory device formed in a memory cell region of the substrate (11), and a semiconductor device formed in a device region of the substrate (11). The nonvolatile memory device has a multilayer gate electrode structure (16F) including a tunnel insulating film (12A) and a floating gate electrode (13A) formed thereon. The floating gate electrode (13A) has sidewall surfaces covered with a protection insulating film (18). The semiconductor device has a gate in-

ulating film (12B, 12C) and a gate electrode (16) formed thereon. A bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film (12A) and the floating gate electrode (13A), the bird's beak structure penetrating into the floating gate electrode (13A) along the interface from the sidewall faces of the floating gate electrode (13A), and the gate insulating film (12B, 12C) is interposed between the substrate (11) and the gate electrode (16) to have a substantially uniform thickness.

FIG. 9C





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 02 29 0504

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5-841-174 A (ARAI NORIHISA) 24 November 1998 (1998-11-24)	1-7, 9-14	H01L27/115 H01L29/788
A	* the whole document *	16-39	
A	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 23, 10 February 2001 (2001-02-10) - & JP 2001 156273 A (MATSUSHITA ELECTRONICS INDUSTRY CORP), 8 June 2001 (2001-06-08) * abstract * & US 6 368 907 B1 (DOI ET AL.) 9 April 2002 (2002-04-09)	1-39	
A	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 16, 8 May 2001 (2001-05-08) - & JP 2001 007227 A (SEIKO EPSON CORP), 12 January 2001 (2001-01-12) * abstract * & US 6 429 073 B1 (FURUHATA ET AL.) 6 August 2002 (2002-08-06)	1-39	TECHNICAL FIELD SEARCHED (Int.Cl.7)  H01L
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>12 May 2004</b>	Examiner <b>Baillet, B</b>
<b>CATEGORY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons & : member of the same patent family, corresponding document	

EP 02 29 0504 (PUB.01)

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 29 0504

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-05-2004

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5841174	A	24-11-1998	JP	8107157 A	23-04-1996
JP 2001156273	A	08-06-2001	JP	3450770 B2	29-09-2003
			US	6368907 B1	09-04-2002
JP 2001007227	A	12-01-2001	US	6429073 B1	06-08-2002
			US	6522587 B1	18-02-2003

EPO FORM 1/03

For more details about this annex - see Official Journal of the European Patent Office, No. 12/82